| 1 | /* SPDX-License-Identifier: GPL-2.0 |
| 2 | * |
| 3 | * Copyright 2016-2018 HabanaLabs, Ltd. |
| 4 | * All Rights Reserved. |
| 5 | * |
| 6 | */ |
| 7 | |
| 8 | /************************************ |
| 9 | ** This is an auto-generated file ** |
| 10 | ** DO NOT EDIT BELOW ** |
| 11 | ************************************/ |
| 12 | |
| 13 | #ifndef ASIC_REG_TPC6_QM_REGS_H_ |
| 14 | #define ASIC_REG_TPC6_QM_REGS_H_ |
| 15 | |
| 16 | /* |
| 17 | ***************************************** |
| 18 | * TPC6_QM (Prototype: QMAN) |
| 19 | ***************************************** |
| 20 | */ |
| 21 | |
| 22 | #define mmTPC6_QM_GLBL_CFG0 0xF88000 |
| 23 | |
| 24 | #define mmTPC6_QM_GLBL_CFG1 0xF88004 |
| 25 | |
| 26 | #define mmTPC6_QM_GLBL_PROT 0xF88008 |
| 27 | |
| 28 | #define mmTPC6_QM_GLBL_ERR_CFG 0xF8800C |
| 29 | |
| 30 | #define mmTPC6_QM_GLBL_ERR_ADDR_LO 0xF88010 |
| 31 | |
| 32 | #define mmTPC6_QM_GLBL_ERR_ADDR_HI 0xF88014 |
| 33 | |
| 34 | #define mmTPC6_QM_GLBL_ERR_WDATA 0xF88018 |
| 35 | |
| 36 | #define mmTPC6_QM_GLBL_SECURE_PROPS 0xF8801C |
| 37 | |
| 38 | #define mmTPC6_QM_GLBL_NON_SECURE_PROPS 0xF88020 |
| 39 | |
| 40 | #define mmTPC6_QM_GLBL_STS0 0xF88024 |
| 41 | |
| 42 | #define mmTPC6_QM_GLBL_STS1 0xF88028 |
| 43 | |
| 44 | #define mmTPC6_QM_PQ_BASE_LO 0xF88060 |
| 45 | |
| 46 | #define mmTPC6_QM_PQ_BASE_HI 0xF88064 |
| 47 | |
| 48 | #define mmTPC6_QM_PQ_SIZE 0xF88068 |
| 49 | |
| 50 | #define mmTPC6_QM_PQ_PI 0xF8806C |
| 51 | |
| 52 | #define mmTPC6_QM_PQ_CI 0xF88070 |
| 53 | |
| 54 | #define mmTPC6_QM_PQ_CFG0 0xF88074 |
| 55 | |
| 56 | #define mmTPC6_QM_PQ_CFG1 0xF88078 |
| 57 | |
| 58 | #define mmTPC6_QM_PQ_ARUSER 0xF8807C |
| 59 | |
| 60 | #define mmTPC6_QM_PQ_PUSH0 0xF88080 |
| 61 | |
| 62 | #define mmTPC6_QM_PQ_PUSH1 0xF88084 |
| 63 | |
| 64 | #define mmTPC6_QM_PQ_PUSH2 0xF88088 |
| 65 | |
| 66 | #define mmTPC6_QM_PQ_PUSH3 0xF8808C |
| 67 | |
| 68 | #define mmTPC6_QM_PQ_STS0 0xF88090 |
| 69 | |
| 70 | #define mmTPC6_QM_PQ_STS1 0xF88094 |
| 71 | |
| 72 | #define mmTPC6_QM_PQ_RD_RATE_LIM_EN 0xF880A0 |
| 73 | |
| 74 | #define mmTPC6_QM_PQ_RD_RATE_LIM_RST_TOKEN 0xF880A4 |
| 75 | |
| 76 | #define mmTPC6_QM_PQ_RD_RATE_LIM_SAT 0xF880A8 |
| 77 | |
| 78 | #define mmTPC6_QM_PQ_RD_RATE_LIM_TOUT 0xF880AC |
| 79 | |
| 80 | #define mmTPC6_QM_CQ_CFG0 0xF880B0 |
| 81 | |
| 82 | #define mmTPC6_QM_CQ_CFG1 0xF880B4 |
| 83 | |
| 84 | #define mmTPC6_QM_CQ_ARUSER 0xF880B8 |
| 85 | |
| 86 | #define mmTPC6_QM_CQ_PTR_LO 0xF880C0 |
| 87 | |
| 88 | #define mmTPC6_QM_CQ_PTR_HI 0xF880C4 |
| 89 | |
| 90 | #define mmTPC6_QM_CQ_TSIZE 0xF880C8 |
| 91 | |
| 92 | #define mmTPC6_QM_CQ_CTL 0xF880CC |
| 93 | |
| 94 | #define mmTPC6_QM_CQ_PTR_LO_STS 0xF880D4 |
| 95 | |
| 96 | #define mmTPC6_QM_CQ_PTR_HI_STS 0xF880D8 |
| 97 | |
| 98 | #define mmTPC6_QM_CQ_TSIZE_STS 0xF880DC |
| 99 | |
| 100 | #define mmTPC6_QM_CQ_CTL_STS 0xF880E0 |
| 101 | |
| 102 | #define mmTPC6_QM_CQ_STS0 0xF880E4 |
| 103 | |
| 104 | #define mmTPC6_QM_CQ_STS1 0xF880E8 |
| 105 | |
| 106 | #define mmTPC6_QM_CQ_RD_RATE_LIM_EN 0xF880F0 |
| 107 | |
| 108 | #define mmTPC6_QM_CQ_RD_RATE_LIM_RST_TOKEN 0xF880F4 |
| 109 | |
| 110 | #define mmTPC6_QM_CQ_RD_RATE_LIM_SAT 0xF880F8 |
| 111 | |
| 112 | #define mmTPC6_QM_CQ_RD_RATE_LIM_TOUT 0xF880FC |
| 113 | |
| 114 | #define mmTPC6_QM_CQ_IFIFO_CNT 0xF88108 |
| 115 | |
| 116 | #define mmTPC6_QM_CP_MSG_BASE0_ADDR_LO 0xF88120 |
| 117 | |
| 118 | #define mmTPC6_QM_CP_MSG_BASE0_ADDR_HI 0xF88124 |
| 119 | |
| 120 | #define mmTPC6_QM_CP_MSG_BASE1_ADDR_LO 0xF88128 |
| 121 | |
| 122 | #define mmTPC6_QM_CP_MSG_BASE1_ADDR_HI 0xF8812C |
| 123 | |
| 124 | #define mmTPC6_QM_CP_MSG_BASE2_ADDR_LO 0xF88130 |
| 125 | |
| 126 | #define mmTPC6_QM_CP_MSG_BASE2_ADDR_HI 0xF88134 |
| 127 | |
| 128 | #define mmTPC6_QM_CP_MSG_BASE3_ADDR_LO 0xF88138 |
| 129 | |
| 130 | #define mmTPC6_QM_CP_MSG_BASE3_ADDR_HI 0xF8813C |
| 131 | |
| 132 | #define mmTPC6_QM_CP_LDMA_TSIZE_OFFSET 0xF88140 |
| 133 | |
| 134 | #define mmTPC6_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0xF88144 |
| 135 | |
| 136 | #define mmTPC6_QM_CP_LDMA_SRC_BASE_HI_OFFSET 0xF88148 |
| 137 | |
| 138 | #define mmTPC6_QM_CP_LDMA_DST_BASE_LO_OFFSET 0xF8814C |
| 139 | |
| 140 | #define mmTPC6_QM_CP_LDMA_DST_BASE_HI_OFFSET 0xF88150 |
| 141 | |
| 142 | #define mmTPC6_QM_CP_LDMA_COMMIT_OFFSET 0xF88154 |
| 143 | |
| 144 | #define mmTPC6_QM_CP_FENCE0_RDATA 0xF88158 |
| 145 | |
| 146 | #define mmTPC6_QM_CP_FENCE1_RDATA 0xF8815C |
| 147 | |
| 148 | #define mmTPC6_QM_CP_FENCE2_RDATA 0xF88160 |
| 149 | |
| 150 | #define mmTPC6_QM_CP_FENCE3_RDATA 0xF88164 |
| 151 | |
| 152 | #define mmTPC6_QM_CP_FENCE0_CNT 0xF88168 |
| 153 | |
| 154 | #define mmTPC6_QM_CP_FENCE1_CNT 0xF8816C |
| 155 | |
| 156 | #define mmTPC6_QM_CP_FENCE2_CNT 0xF88170 |
| 157 | |
| 158 | #define mmTPC6_QM_CP_FENCE3_CNT 0xF88174 |
| 159 | |
| 160 | #define mmTPC6_QM_CP_STS 0xF88178 |
| 161 | |
| 162 | #define mmTPC6_QM_CP_CURRENT_INST_LO 0xF8817C |
| 163 | |
| 164 | #define mmTPC6_QM_CP_CURRENT_INST_HI 0xF88180 |
| 165 | |
| 166 | #define mmTPC6_QM_CP_BARRIER_CFG 0xF88184 |
| 167 | |
| 168 | #define mmTPC6_QM_CP_DBG_0 0xF88188 |
| 169 | |
| 170 | #define mmTPC6_QM_PQ_BUF_ADDR 0xF88300 |
| 171 | |
| 172 | #define mmTPC6_QM_PQ_BUF_RDATA 0xF88304 |
| 173 | |
| 174 | #define mmTPC6_QM_CQ_BUF_ADDR 0xF88308 |
| 175 | |
| 176 | #define mmTPC6_QM_CQ_BUF_RDATA 0xF8830C |
| 177 | |
| 178 | #endif /* ASIC_REG_TPC6_QM_REGS_H_ */ |
| 179 | |